ESPN DeportesLa Novena: Dodgers lustran su dinastía: 24 títulos divisionales y dominio históricoוואלהגבר כבן 30 נפצע קשה באירוע אלימות בבת יםThe Jerusalem PostEngolement: Once you find your inner golem, life in the shtetl will never be the same - reviewInquirer EntertainmentTuesday Vargas offers encouragement to ABS-CBN employees affected by layoffsGhaflaController Of Budget Orders Increased Spending Audits Ahead of 2027 PollsUOLPF acha foto de Gonet fumando charuto ao lado de Vorcaro em LondresSBS 뉴스한미 국방 고위협의체 "전작권 전환 가속화 위한 협력 강화"Straits Times SportFamed Inter Milan and Italy forward Mazzola dies at 83النهارالسلطات السعودية تطلق تحذيراً ثانياً من "تهديد جوي" في الرياضRai NewsTrump firma la legge che impone sanzioni alla Russia, previsti anche dazi sul petrolioGlobal NewsBowen Island mystery brings homicide investigators backSouth China Morning PostSouth Korea justice minister nominee withdraws over Covid-19 drug trial scandal
The Daily Newsstand · Free, Always
Saturday, September 19, 2026

China makes progress in 3-nm chips without advanced lithography tools

Translate

Chinese researchers have made early strides in pushing semiconductor processing nodes below 3-nm using older lithography technology, as more advanced extreme ultraviolet lithography (EUV) tools from ASML remain blocked under US sanctions.

The breakthrough marks the latest progress in China’s drive to chart an alternative path to advanced chipmaking amid US export restrictions. Under current export control rules, Dutch equipment giant ASML is barred from selling its state-of-the-art EUV machines – essential for producing chips below the 7-nm node – to Chinese clients.

In the latest development, state-backed Chinese Academy of Sciences (CAS) has established a preliminary gate-all-around (GAA) device development path using the less advanced deep ultraviolet (DUV) lithography, Taiwanese media Digitimes reported on Thursday, citing a speech by Ye Tianchun, a veteran from the academy’s Institute of Microelectronics (IMECAS).

Ye said the institute had finished early integration for stacked nanosheet-channel GAA CMOS transistors using DUV tools. He described the result as a “new early-stage MOS transistor process path for China’s sub-3-nm advanced manufacturing”, according to the Digitimes article.

View the original on South China Morning Post

KioskNews shows a cleaned-up reading view extracted from the publisher’s page — the original always lives on their site, not ours.