Daily MaverickESCAPE: Walking the Leopard Trail — Four days of fynbos, fatigue and fierce resilienceBollywood HungamaVikram Malhotra on Abundantia Entertainment evolving their AI division aiOn into a standalone studio, “It is being shaped as a fully-integrated, total capability movie studio”PunchPolice arrest four over sexual offences in BauchiThe Jerusalem PostBennett's comments about sitting with Netanyahu in next gov't were 'unsuccesful irony,' Lapid saysInquirerGatchalian: Defense to start presentation on Nov. 9ZDF heuteAktuelle Pressemitteilungen des ZDFUOLAtaques houthis colocam infraestruturas sauditas 'à prova'; aeroporto de Riade segue fechadoColliderNetflix's Beloved Spy Thriller Officially Confirms Its Long-Awaited Season 2 DateThe Hollywood Reporter‘Rebellion’: Why the Bradford 12 Doc Is So Timely and Its Directors Want People to Know “Your Problems Are Created by Elon Musk, Not Migrants”Fotogramas"Una rareza gótica que acaba en delirio": La película sobre el primer caso de vampirismo en España documentado por la IglesiaBBC NewsSinn Féin ministers facing no-confidence vote after Drumcree disputeVanguardTribargain Unveils a New E-Commerce Platform for the Nigerian Market
The Daily Newsstand · Free, Always
Monday, October 12, 2026

China’s CXMT makes ‘key progress’ on new chip structure: SCMP

Translate
RAM

NorGal

China’s ChangXin Memory Technologies (CXMT) said it has made “key progress” in developing a new memory cell structure designed to increase DRAM storage density and improve efficiency, a technology also being pursued by Samsung Electronics (SSNLF) and SK Hynix (HXSCL), the South China Morning Post reported.

CXMT president Cao Kanyu said at an industry event in Shanghai over the weekend that the company plans to introduce a new server-memory product based on the technology by the end of 2026, according to a company statement.

The “4F square” design allows more memory cells to fit on a chip, with each cell occupying an area of four square F, where F represents the minimum line width of a semiconductor. Mainstream commercial DRAM currently uses a 6F square-cell structure.

CXMT said its design relies on a proprietary Vertical Surrounding Gate transistor, which uses a vertical gate architecture to reduce current leakage, shrink cell size, and increase storage density.

The transition from the 6F square to the 4F square design represents a shift from horizontal to vertical transistor channels. Because existing manufacturing processes could not be directly adapted to the new structure, CXMT said it had to redesign key processes to optimize the balance between performance and power consumption.

Rival memory makers are also pursuing the technology. SK Hynix (SKHY) unveiled its 4F square roadmap in 2025, while Samsung reportedly plans to begin mass production of sub-10-nanometer DRAM using the design by 2028, according to South Korean outlet The Elec.

Recommended For You

Register for free to keep reading.

Create a free account to get unlimited breaking news and alerts when your stocks move.

View the original on Seeking Alpha →

KioskNews shows a cleaned-up reading view extracted from the publisher’s page — the original always lives on their site, not ours.